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Abstract—Linear-assisted DC/DC converters (or linear-
switching hybrid DC/DC converters) consist of a voltage linear 
regulator (classic NPN or nMOS topologies and LDO) connected 
in parallel with a switching DC/DC converter. In order to 
control these hybrid structures, different strategies exist, 
allowing to fix the switching frequency as a function of some 
parameters of the linear regulator. This article compares two 
control strategies that, although can be applied to the same 
circuital structure of linear-assisted converter, are sensibly 
different. The first one, reported in previous literature, cancels 
completely the average current through the linear regulator in 
steady state to achieve a reduction of the losses. Thus the 
efficiency of the whole system increases and almost equals the 
one of the standalone switching converter. The proposed 
approach, in spite of a slightly increment of linear regulator’s 
losses, reduces the output ripple due to the crossover distortion 
of linear regulator output stage. 
Keywords—DC-DC Switching Converters; Voltage Linear 
Regulators; Linear-Assisted DC-DC Voltage Regulators. 
I. INTRODUCTION
Two different alternatives have been widely used for 
decades to provide the necessary power supply voltage to 
electronics circuits and systems. These two alternatives are 
known largely: (1) the use of voltage series linear regulators 
(classic standard NPN –or nMOS– topologies and LDO) [1]-
[3], and (2) DC/DC switching converters, thanks to which 
high current and high efficiency power supply systems can be 
obtained [4]-[6]. 
However, a third alternative, linear-assisted DC/DC 
converters (also known as linear-switching hybrid converters) 
is possible. They are circuital structures that present an 
increasing interest for the implementation of power supply 
systems that require two demanding design specifications: (1) 
high slew-rate of the output current and (2) high current 
consumption by the output load. This it is the case of the 
systems based on the modern microprocessors and DSPs, 
where both requirements converge [7], [8]. These linear-
switching hybrid converters are able to combine the well-
known advantages of the two existing typical alternatives for 
the implementation of DC/DC voltage regulators or 
converters, diminishing as well their disadvantages. Linear-
assisted DC/DC converters can be implemented on printed 
circuits using discrete components. Nevertheless, they are 
also an attractive alternative susceptible to be integrated in 
on-chip power supply systems as a part of power 
management systems. 
The basic scheme of a linear-assisted converter is shown in 
figure 1 [9], [10]. This structure consists, mainly, of a voltage 
linear regulator in parallel with a step-down switching 
DC/DC converter. In this type of converters, the value of the 
output voltage, supposed constant, is fixed with good 
precision by the voltage linear regulator. The current through 
this linear regulator is constantly sensed by the current sense 
element Rm. Based on its value, the controller activates or not the output of comparator CMP1 that controls the switching 
element of the DC/DC converter. Notice that the current 
through the linear regulator constitutes a measurement of the 
error of the power supply system. 
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Fig. 1. Block diagram of a linear-assisted converter. 
The power stage (that is, the switching converter) injects at 
the output the current required to force to a minimum value 
(not necessarily zero) the current through the linear regulator. 
As a consequence, it is obtained, altogether, a power supply 
system where the switching frequency comes fixed, among 
other parameters (such as the possible hysteresis of the analog 
comparator), by the value of the current through the linear 
regulator. 
As an additional advantage of the structure shown in figure 
1, and in contrast to which happens in other hybrid structures 
that work in open loop [11], it is possible to emphasize that 
the use of filters in the respective outputs of the linear and 
switching blocks (and, therefore, the possible optimization or 
equalization of its group propagation delays) is not, in this 
case, necessary. The present article allows to compare two 
strategies of control that can be applied to the same circuital 
structure of a linear-assisted converter. However, they are 
significantly different. The first one (that we will denominate 
A and is reported in previous literature [12],[13]), tries to 
cancel completely the current through the linear regulator in 
the steady state in order to achieve a reduction of the losses. 
Thus the efficiency of the whole system increases and almost 
equals the one of the switching converter. It considers as a 
“main” block the switching DC/DC converter, and the linear 
regulator as an auxiliary module. 
On the other hand, this proposal (strategy B) allows some 
average current flowing through the linear regulator. In spite 
of a slightly increasing of linear regulator’s losses, this 
strategy reduces the output ripple due to the crossover 
distortion of its output stage. Thus, this approach considers as 
a “main” block the linear one, and the switching one as an 
auxiliary module. 
In section II, the strategy of control A is discussed and 
shows its advantages and drawbacks. In section III the 
strategy of control B is compared with the first one. In section 
IV the linear-assisted converter is modified to improve its 
transient response. The article concludes with the main 
conclusions in section V. 
II. STRATEGY OF CONTROL A 
The first of the two strategies of control that is considered 
in the current article is implemented on the converter of 
figure 2, where the implementation of the linear-assisted 
converter consists of a linear regulator (including transistors 
Q2a and Q2b, which form an output complementary push-pull stage) and a switching DC/DC converter connected in parallel 
with the first one. In this case, the switching converter is a 
step-down type (buck converter) without the output 
capacitance. With this strategy, the switching converter is 
considered as a “main” block, whereas the linear regulator is 
considered as the auxiliary block that “assists” the first one 
when it is not able to provide output currents with high 
variations (that is to say, with high slew rate of the load 
current). 
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Fig. 2. Basic structure of a linear-assisted converter to implement the control 
strategy A. 
The control strategy consists of sensing the current through 
the linear regulator and, transforming it into a voltage (thanks 
to the current sensing element Rm), controlling the switching frequency of the DC/DC switching converter. The main 
objective of this one is to provide all the load current in 
steady-state conditions (to obtain high efficiency of the whole 
system). Thus, in steady state the linear regulator does not 
provide current to the load, although it maintains the output 
voltage to an acceptable DC value. However, when variable 
output loads are driven, the linear regulator provides high 
transitory changes of the current in order to maintain constant 
the output voltage of the whole structure (figure 3). 
Therefore, we can name to this type of control as strategy 
control with null average linear regulator current. Resistors 
R1 and R2 of the Schmitt trigger determine the width of its hysteresis cycle and, thus, the maximum value of the 
switching frequency of the DC/DC converter. 
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Fig. 3. Principle of operation of a linear-assisted converter with control 
strategy A. 
This strategy of control allows to obtain an efficiency 
almost equal to the switching converter, because the current 
by the linear block and, thus, the dissipation in its pass 
transistors is, practically, neglected. Nevertheless, it suffers 
from a limitation referring to maintaining the output voltage 
free of significant ripples due to the well-known crossover 
distortion inherently present in push-pull amplifiers. 
Let us consider the linear-assisted converter shown in 
figure 2, where the desired output voltage (fixed by the 
voltage VZ) is equal to 5 V. Figure 4 shows the start-up transient response of the regulator with Vin=10 V. In addition, in the same figure is observed the response of the circuit for a 
step of the input voltage of the converter from 10 V to 13 V at 
t=20 µs, and a decrease in the resistance of the load resistance 
of 50%, from 5 Ω to 2.5 Ω at t=40 µs. On the other hand, 
figure 5 shows in detail the operation in the steady state of the 
considered linear-assisted converter. Notice that although the 
output voltage remains, in average, around the 5 V prefixed 
by means of the reference VZ, the ripple is approximately 0.6 
V (figure 6). The reason of this ripple is due to the output 
complementary transistors in the linear regulator. In fact, in 
every switching period, they pass from their cut region to 
their linear zone and vice versa. As a consequence, during the 
transitions of cut to conduction and vice versa, due to the 
well-known crossover distortion, a lack of regulation of the 
output voltage takes place, originating a ripple that, in certain 
applications, can not be tolerated. 
III. STRATEGY OF CONTROL B 
The proposed strategy is analyzed using the step-down 
switching converter shown in figure 7 [14], [15]. The linear 
regulator consists of a push-pull output stage (transistors Q2a and Q2b). In this strategy, the main objective of the DC-DC switching converter is to provide most of the load current in 
steady-state conditions to obtain also a good efficiency of the 
whole system. Thus, thanks to the incorporation of the 
reference voltage Vref at the inverting input of the analog comparator, the linear regulator provides a small part of the 
load current in steady state, maintaining the output voltage to 
an acceptable constant value. 
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Fig. 4. Start-up transient of the converter in figure 2 with Vin=10 V. In addition, 
the response of the circuit to an input voltage step from 10 V to 13 V at t=20 µs, 
and to a variation in the load resistance from 5 Ω to 2.5 Ω at t=40 µs. 
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Fig. 5. Detail of operation in the steady state of the converter shown in figure 2. 
Vout 
VBE2a VEB2b 
           Time
25us 26us 27us 28us 29us 30us
V(Q2a:b)-V(Q2a:e) V(Q2a:e)-V(Q2a:b)
-1.0V
0V
1.0V
V(VOUT)
4.5V
5.0V
5.5V
SEL>>
 
Fig. 6. Detail of the output voltage ripple and base-emitter voltage of 
transistors Q2a and Q2b of the linear regulator in the steady state for the linear-
assisted converter in figure 2. 
As a matter of fact, if the current demanded by the load is 
inferior to a maximum value of current, which we will 
denominate switching threshold current, Iγ, the output of comparator CMP1 will be at low level, disabling the DC/DC switching converter and, thus, the current through inductor L1 will be zero. Therefore, the voltage linear regulator supplies 
the load RL, providing all the output current (Ireg=Iout). When the current demanded by the load overpasses this 
current limit Iγ, automatically the output of the comparator will pass to high level, causing that the current through the 
inductance L1 grows linearly according to: 
1
1
( ) ( )in outL LV Vi t t IL 
   (1) 
In that expression, the conduction collector-emitter voltage 
of transistor Q1 is ignored. IL(τ1) is the initial value of the current through inductor L1 at the time instant TON. Considering that the output current Iout=Ireg+IL, and is assumed to be constant (equal to Vout/RL), the linear regulator current Ireg will decrease linearly, until becoming slightly smaller than Iγ. At this moment, the comparator will change 
its output to low level, cutting the transistor Q1 and causing 
that the current through the inductor decreases according to 
equation (2) 
2
1
( ) ( )outL LVi t t IL     (2) 
In this expression it is considered that the diode D1 is ideal 
(with zero direct voltage). IL(τ2) is the maximum value 
reached by the current flowing through the inductor (just at 
the beginning of the interval TOFF). When the inductor current 
decreases to a value in which Ireg>Iγ, the comparator changes 
its state to high level, repeating the cycle again. 
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Fig. 7. Basic structure of linear-assisted converter with strategy of control B. 
Without hysteresis in the comparator, the switching point 
of the DC/DC switching converter is given by the switching 
threshold current, Iγ, of the linear regulator. This one can be adjusted to a value thanks to the gain of the current sensing 
element, Rm, and the reference voltage Vref, according to the expression: 
ref
m
V
I
R
  (3) 
In case of a comparator without hysteresis, intrinsic delays 
of the electronic circuits determine a small hysteresis that 
limits the maximum value of the linear-assisted converter 
switching frequency (figure 8). However, with the objective 
of fixing this switching frequency to a practical value, in 
order not to increase significantly losses by the switching 
process, it is important to add the aforementioned hysteresis 
to the comparator CMP1. Denoting VH and VL as the superior and inferior levels switching of this comparator, the value of 
this frequency can be determined as: 
1
1m out out
H L in
R V V
f
L V V V
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 (4) 
where (from equations (1) and (2)) TON and TOFF time intervals (charge and discharge of the inductor L1, respectively) in every switching period are given by: 
1 1  ;   H L H LON OFF
m in out m out
L V V L V VT T
R V V R V
    (5) 
The graphs in figure 9 show how the switching frequency 
(normalized to the maximum frequency) varies as a function 
of the output voltage (normalized to the input voltage Vout/Vin) and as a function of the input voltage (normalized to the 
output voltage Vin/Vout). Notice that, on the one hand, fixing 
the input voltage Vin, the maximum switching frequency is given when Vout=Vin/2. On the other, for a given output 
voltage, whatever greater is the input voltage, greater is the 
switching frequency. 
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Fig. 8. Principle of operation of a linear-assisted converter with strategy of 
control B. 
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Fig. 9. Switching frequency normalized to the maximum frequency as a 
function of the output voltage (normalized to the input voltage, Vout/Vin) and 
as a function of the input voltage (normalized to the output voltage, Vin/Vout). 
Note that, in contrast to the strategy A, with this new 
strategy, the linear regulator can be considered as the “main” 
block, and the switching converter as the auxiliary block. 
This one “assists” to the first one when an excess current 
bigger than the threshold Iγ circulates through the linear regulator. 
It is important to emphasize that reducing the value of the 
power dissipated in the pass transistor of the linear regulator 
increases the efficiency of the set, even with significant 
output currents. Therefore, it is important to fix the current 
limit Iγ to a commitment value between the minimum necessary to operate the regulator properly but without 
penalizing its good characteristics of regulation. Thus, 
considering commercial model of voltage linear regulators, 
this value is around few mA. For example, for the LM317 
from National Semiconductor, this value goes up to around 
3.5 mA typically (minimum load current). What is more, with 
the purpose of obtaining a good regulation of the output, 
without significant ripple in it, it is mandatory that the current 
provided by the linear regulator is bigger than zero. In fact, in 
figure 10 we can appreciate the output current and the current 
flowing through the inductor and the linear regulator when 
the switching threshold current Iγ is adjusted to 50 mA. In this simulation the reference voltage VZ=5 V. Transient response of the converter can be observed with Vin=10 V. It is also shown the circuit response to a step of the converter input 
voltage from 10 V to 13 V at t=20 µs, as well as the transient 
from a reduction of the load resistance of the 100%, from 5 Ω 
to 2.5 Ω at t=40 µs. Notice that the regulation of the output 
voltage is excellent. 
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Fig. 10. Response of the converter shown in figure 7 with Vin=10 V. In 
addition, it can be seen the circuit response to a step of the input voltage from 
10 V to 13 V at t=20 µs, and a variation in the load resistance from 5 Ω to 2.5 
Ω at t=40 µs. The switching threshold current Iγ has been adjusted to 50 mA. 
The output voltage and the base-emitter voltage of 
transistors Q2a y Q2b at steady state are shown in figure 11. Comparing these graphs with those in figure 6, shown in the 
same conditions, it becomes evident that with the proposed 
approach (realization B) the output ripple is reduced 
significantly. 
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Fig. 11. Detail of the output voltage ripple and base-emitter voltage of 
transistors Q2a y Q2b of the linear regulator in the steady state in figure 7. 
In figure 12 we can appreciate the system behavior when 
the threshold current Iγ is 5 mA. Notice that the regulation of the output voltage gets worse significantly. It is accentuated 
when Iγ is reduced down to a value near to zero. Therefore, the switching current threshold must be a value such that: (1) 
It significantly does not increase the power dissipation of the 
pass transistor in the linear regulator and does not diminish 
excessively the efficiency of the regulator, and (2) It does not 
significantly deteriorate the regulation of the output voltage. 
Thus, we can denominate this type of control as a strategy 
control with nonnull average linear regulator current. For 
instance, for a practical implementation of a linear-assisted 
converter using discrete components on board, for load 
currents lower than 10 A, the suitable value of Iγ that fulfills the two previous conditions is found to be between 10 mA 
and 50 mA. 
Finally, notice that if the load current is below Iγ, the switching block (the DC/DC converter) is disabled in order to 
minimize its losses. Thus, only the linear regulator provides 
the output current for slight load conditions. Figure 13 shows 
the experimental efficiency versus the load current for the 
two strategies. It is shown the comparison of the control 
strategy A and the proposed by authors (strategy B) for Vout=5 
V. It is shown four different Iγ values:  0 mA (strategy A), and 10 mA, 50 mA and 100 mA (all three for strategy B). Note 
that, if Iγ is low, the efficiency is not almost affected, 
reducing the output ripple too. 
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Fig. 12. Detail of the output current Iout and the linear regulator current Ireg at 
the start transient of the converter in figure 7 with Vin=10 V. It can also be 
observed the response of the circuit to an input voltage step from 10 V to 13 
V at t=20 μs, and a variation in the load resistance from 5 Ω a 2.5 Ω at t=40 
μs. The switching threshold current Iγ is fixed at 5 mA. 
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Fig. 13. Experimental efficiency for the control strategy A and the proposed by the 
authors (strategy B) with Vout=5 V. It is shown four different Iγ values:  0 mA 
(strategy A), and 10 mA, 50 mA and 100 mA (all three for strategy B). 
IV. IMPROVEMENT OF THE LINEAR-ASSISTED 
CONVERTER WITH CONTROL STRATEGY B 
Studying the preceding figures, it is possible to ask for the 
necessity or not of using the transistor PNP Q2b in the scheme 
of figure 7, since this one, in steady state (and unlike the 
strategy A), always remains in cut. However, the inclusion of 
the same one is necessary to increase the response speed of 
the linear regulator from decremental variations of the load 
current. In fact, since it has been reflected in the preceding 
figures, one of the objectives of the linear regulator, besides 
obtaining an excellent regulation of the output voltage, frees 
of ripples, is to provide fast current responses when abrupt 
variations of the load consumption exist. In this way, the 
switching DC/DC converter cannot respond to those 
variations of the output current. Thus, this current transients 
must be provided (or absorbed, depending on if the variation 
of the load current is incremental or decremental) by the 
linear regulator. 
In the previous figures this can be appreciated when the 
consumption of the load increases from an initial value (in 
this case 1 A) to another end value greater (equal to 2 A). 
Nevertheless, it is important to notice that, if the response 
wants also to be maintained for descendent variations of the 
load current, the voltage linear regulator must incorporate 
necessarily the transistor Q2b (in both figure 2 and figure 7) to allow bidirectional output currents. 
In figure 14 we can appreciate the response of the proposed 
hybrid convert in figure 7 without the Q2b transistor, when we have an increasing step of the load current at t=40 μs and a 
decreasing variation at t=60 μs. Note that the answer provided 
by the linear regulator for ascending variations of the load 
current is good enough, and allows, therefore, to maintain the 
output voltage of the set constant during the transient. 
However, the response of the set is not appropriate for 
descendent variations, being the response time of the set 
marked by the switching converter, losing the load regulation 
at that time interval. 
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Fig. 14. Detail of the lack of load regulation when the load current changes 
from 2 A to 1 A at t=60 μs for the converter in figure 7 without the transistor 
Q2b (variation in the load resistance from 2.5 Ω to 5 Ω). The switching 
threshold current is adjusted to 50 mA. 
However, if in the hybrid converter in figure 7 transistor 
PNP Q2b is added, the response of the converter improves significantly when the load current decreases. In figure 15 we 
can appreciate that, when a decreasing step of the output 
current takes place from 2 A to a 1 A at t=60 μs, the transistor 
Q2b included in the linear regulator can absorb the excess of current that, provided by the inductor L1, the load no longer accepts. Thus, the linear regulator can maintain an output 
voltage with good regulation (and, therefore, free of ripples) 
even with decreasing transients. Finally, figure 16 shows 
experimental details of the load regulation when the load 
current changes from 5 A to 1.4 A for the implemented 
converter in figure 7 without (figure 15.a) and with (figure 
15.b) the transistor Q2b. The switching threshold current is adjusted to 50 mA. 
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Fig. 15. Detail of the improvement obtained in the load regulation when the 
load current changes from 2 A to 1 A at the time instant t=60 μs for the 
converter in figure 7 with the transistor Q2b (variation in the load resistance 
from 2.5 Ω to 5 Ω). The switching threshold current is adjusted to 50 mA. 
V. CONCLUSIONS 
The present article has shown the comparative of two 
strategies of control sensibly different for power DC/DC 
linear-assisted (or hybrid) converters based on the association 
of a linear regulator in parallel with a switching converter. 
The first of the two strategies (strategy A or with null average 
value in the linear regulator current) allows to obtain a high 
efficiency, similar to switching converters because, in the 
steady state, the power dissipated in the linear regulator is 
practically zero. However, it has as inconvenient the presence 
of a ripple output voltage because the pass transistor of the 
output linear stage is switching between the cut and the 
conduction in every switching period. 
The proposal presented in the article (strategy of control B 
or nonnull average value in the linear regulator current), 
allows a little current through the linear stage that causes that 
the efficiency of the set diminishes slightly. However, it 
allows to obtain an output voltage practically free of spurious 
ripples. 
The article allows to affirm that, the maximum value of the 
current that circulates through the linear regulator (switching 
threshold current), must be fixed to a value of commitment so 
that it does not increase the power dissipation in the pass 
transistor of the linear regulator significantly and does not 
make excessively diminish the efficiency of the set, but does 
not deteriorate significantly the regulation of the output 
voltage. 
Finally, note, as an additional advantage of linear-assisted 
converters with this second strategy, that typical low pass 
filter capacitors, which are required in switching converters 
(and whose values, in certain applications, can get to be 
important), in this case can be suppressed, since the own 
linear regulator already makes the low pass filter function. 
Therefore, from this point of view, it can be said that, in an 
effective form, the voltage linear regulator acts as an active 
low pass filter, removing high frequency components 
generated in the modulation process. 
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Fig. 15. Experimental results of the load regulation when the load current changes from 5 A to 1.4 A for the implemented converter in figure 7 without and 
with the transistor Q2b. The switching threshold current is adjusted to 50 mA.
